Attorney Docket No. 46872/308797 Page 2 of 12

Application Serial No. 10/516,583 Filed: March 24, 2005

Amendments in the Claims

1. (cancelled)
2. (currently amended) The method of claim 1A method for testing a field programmable
gate array comprising:
(a) applying a test pattern approximately simultaneously to a first path under test in the
field-programmable gate array and a second path under test in the field-programmable gate array.
wherein the first path under test and the second path under test have substantially the same
propagation delays in a fault free circuit;
(b) receiving a first output signal indicating that the test pattern has propagated through at
least one of the first path under test and the second path under test;
(c) receiving a second output signal that indicates the test pattern has propagated through
each of the first path under test and the second path under test;
(d) determining the interval between receiving the first output signal and the second
output signal; and
(e) identifying a fault in at least one of the first path under test and the second path under
test when the interval exceeds a threshold; and
(f) causing an indication of the fault to be output,
wherein the determining the interval between the first output signal and the second output
signal comprises:
activating an oscillating signal after receiving the first output signal;
deactivating the oscillating signal after receiving the second output signal; and
counting the number of oscillation cycles occurring while the oscillating signal is active.
Claims 3-7 (cancelled)
Claims 5-7 (cancelled)
8. (currently amended) The method of claim 1A method for testing a field programmable
gate array comprising:
(a) applying a test pattern approximately simultaneously to a first path under test in the
field-programmable gate array and a second path under test in the field-programmable gate array

Attorney Docket No. 46872/308797 Page 3 of 12

Application Serial No. 10/516,583 Filed: March 24, 2005

wherein the first path under test and the second path under test have substantially the same propagation delays in a fault free circuit; (b) receiving a first output signal indicating that the test pattern has propagated through at least one of the first path under test and the second path under test; (c) receiving a second output signal that indicates the test pattern has propagated through each of the first path under test and the second path under test; (d) determining the interval between receiving the first output signal and the second output signal; and (e) identifying a fault in at least one of the first path under test and the second path under test when the interval exceeds a threshold; and (f) causing an indication of the fault to be output, wherein: the first path under test comprises a fast path; and the second path comprises a slow path. The method of claim 1A method for testing a field programmable 9. (currently amended) gate array comprising: (a) applying a test pattern approximately simultaneously to a first path under test in the field-programmable gate array and a second path under test in the field-programmable gate array, wherein the first path under test and the second path under test have substantially the same propagation delays in a fault free circuit; (b) receiving a first output signal indicating that the test pattern has propagated through at least one of the first path under test and the second path under test; (c) receiving a second output signal that indicates the test pattern has propagated through each of the first path under test and the second path under test; (d) determining the interval between receiving the first output signal and the second output signal; and (e) identifying a fault in at least one of the first path under test and the second path under test when the interval exceeds a threshold; and (f) causing an indication of the fault to be output,

a second path under test in the field-programmable gate array, the second path in

communication with the input, wherein the second path has an expected propagation delay

substantially the same as the first path under test; and

2 <u>d</u>

Application Serial No. 10/516,583 Filed: March 24, 2005	Attorney Docket No. 46872/308797 Page 5 of 12
an output response analyzer in communication	with the first path and the second path and
operable to determine an interval between the time a d	ata signal propagates through the first path
under test and the second path under test,	
wherein the output response analyzer comprise	s:
an oscillator; and	
a counter in communication with the oscillator.	
15. (original) The system of claim 14, wherein the os	cillator comprises:
an NAND gate in communication with the first	path under test;
a first OR gate in communication with the seco	and path under test; and
a second OR gate in communication with the N	IAND gate and the first OR gate.
16. (original) The system of claim 14, wherein the os	cillator comprises:
an OR gate in communication with the first pat	h under test;
a first NAND gate in communication with the	second path under test; and
a second NAND gate in communication with the	ne OR gate and the first NAND gate.
Claims 17-18 (cancelled).	
19. (currently amended) The system of claim 18/	A system for testing a field programmable
gate array comprising:	
an input;	
a first path under test in the field-programmabl	e gate array, the first path under test in
communication with the input;	
a second path under test in the field-programm.	able gate array, the second path in
communication with the input, wherein the second pat	h has an expected propagation delay
substantially the same as the first path under test; and	

an output response analyzer in communication with the first path and the second path and operable to determine an interval between the time a data signal propagates through the first path under test and the second path under test,

Attorney Docket No. 46872/308797 Page 6 of 12

Filed: March 24, 2005 wherein each of the first path under test and the second path under test comprises at least one lookup table (LUT) and where each LUT is configured to produce a transition when the input of the LUT changes to a specified target address, and wherein the LUT contents of the target address comprises a 1 and the LUT contents of all other addresses comprise a 0. The system of claim 18A system for testing a field programmable 20. (currently amended) gate array comprising: an input; a first path under test in the field-programmable gate array, the first path under test in communication with the input; a second path under test in the field-programmable gate array, the second path in communication with the input, wherein the second path has an expected propagation delay substantially the same as the first path under test; and an output response analyzer in communication with the first path and the second path and operable to determine an interval between the time a data signal propagates through the first path under test and the second path under test, wherein each of the first path under test and the second path under test comprises at least one lookup table (LUT) and where each LUT is configured to produce a transition when the input of the LUT changes to a specified target address, and wherein the LUT contents of the target address comprises a 0 and the LUT contents of the all other addresses comprise a 1. 21. (cancelled) The system of claim 21A system for testing a field programmable 22. (currently amended) gate array comprising: an input; a first path under test in the field-programmable gate array, the first path under test in

communication with the input;

Application Serial No. 10/516,583

Filed: March 24, 2005 a second path under test in the field-programmable gate array, the second path in communication with the input, wherein the second path has an expected propagation delay substantially the same as the first path under test; and an output response analyzer in communication with the first path and the second path and operable to determine an interval between the time a data signal propagates through the first path under test and the second path under test, wherein each of the first path under test and the second path under test comprises at least one lookup table (LUT) and where each LUT is configured to produce a transition when the input of the LUT changes to a specified target address, wherein neither of the first path under test and the second path under test comprises a flip-flop, and wherein each LUT comprises k inputs and each of the first path under test and second path under test comprises consecutive groups of 2k pairs of LUT's, wherein each of the groups comprises the same configuration and each pair comprises a different target address. The system of claim 13A system for testing a field programmable 23. (currently amended) gate array comprising: an input; a first path under test in the field-programmable gate array, the first path under test in communication with the input; a second path under test in the field-programmable gate array, the second path in communication with the input, wherein the second path has an expected propagation delay substantially the same as the first path under test; and an output response analyzer in communication with the first path and the second path and operable to determine an interval between the time a data signal propagates through the first path under test and the second path under test,

wherein each of the first path under test and the second path under test comprises:

of two k-bit inputs, A and B, and having a carry-in (Cin) and carry-out (Cout).

a first programmable logic block configured as an adder for computing the k-bit sum (S)

Attorney Docket No. 46872/308797 Page 8 of 12

Application Serial No. 10/516,583

Filed: March 24, 2005

24. (original) The system of claim 23, wherein the output response analyzer is connected to the Cout output.

- 25. (original) The system of claim 23, further comprising a second programmable logic block configured identically to the first programmable logic block, wherein the Cin input of the second programmable logic block is connected to the B and Cout outputs of the first programmable logic block.
- 26. (original) The system of claim 23, wherein the output response analyzer is connected to the S output.
- 27. (original) The system of claim 23, further comprising a second programmable logic block configured identically to the first programmable logic block, wherein the A input of the second programmable logic block is connected to the S output of the first programmable logic block.
- 28. (original) The system of claim 23, further comprising:
- a third programmable logic block configured identically to the first programmable logic block, wherein the Cin input of the third programmable logic block is connected to the Cout output of the second programmable logic block; and
- a fourth programmable logic block configured identically to the first programmable logic block, wherein the A input of the third programmable logic block is connected to the S output of the third programmable logic block
- 29. (original) The system of claim 23, further comprising:
- a second programmable logic block configured identically to the first programmable logic block, wherein the Cin input of the second programmable logic block is connected to the Cout output of the first programmable logic block;
- a third programmable logic block configured identically to the first programmable logic block, wherein the A input of the third programmable logic block is connected to the S output of the second programmable logic block; and

Attorney Docket No. 46872/308797 Page 9 of 12

Application Serial No. 10/516,583

Filed: March 24, 2005

a fourth programmable logic block configured identically to the first programmable logic block, wherein the Cin input of the fourth programmable logic block is connected to the Cout output of the third programmable logic block

Claims 30-31 (cancelled) The system of claim 13A system for testing a field programmable 32. (currently amended) gate array comprising: an input; a first path under test in the field-programmable gate array, the first path under test in communication with the input; a second path under test in the field-programmable gate array, the second path in communication with the input, wherein the second path has an expected propagation delay substantially the same as the first path under test; and an output response analyzer in communication with the first path and the second path and operable to determine an interval between the time a data signal propagates through the first path under test and the second path under test, wherein each path under test comprises a horizontal segments contained in a H-STAR and a vertical segment contained in a V-STAR, and further comprising a configurable interconnect point configured at the intersection of the V-STAR and the H-STAR connecting the said horizontal and vertical segments. 33. (original) The system of claim 32, wherein the test pattern generator drives the horizontal segment and the output response analyzer observes the vertical segment of the paths under test. A system for delay-fault testing of an FPGA, wherein the FPGA 34. (currently amended) under test comprises a plurality of parallel vertical self-testing areas (V-STAR's), and each V-STAR comprises: the delay-fault testing system of claim 13 an input; a first path under test in the field-programmable gate array, the first path under test in communication with the input;

Attorney Docket No. 46872/308797 Page 10 of 12

Application Serial No. 10/516,583 Filed: March 24, 2005

a second path under test in the field-programmable gate array, the second path in		
communication with the input, wherein the second path has an expected propagation delay		
substantially the same as the first path under test; and		
an output response analyzer in communication with the first path and the second path and		
operable to determine an interval between the time a data signal propagates through the first path		
under test and the second path under test.		
35. (currently amended) A system for delay-fault testing of an FPGA, wherein the FPGA		
under test comprises a plurality of parallel vertical self-testing areas (H-STAR's), and each H-		
STAR comprises: the delay-fault testing-system of claim 13		
an input;		
a first path under test in the field-programmable gate array, the first path under test in		
communication with the input;		
a second path under test in the field-programmable gate array, the second path in		
communication with the input, wherein the second path has an expected propagation delay		
substantially the same as the first path under test; and		
an output response analyzer in communication with the first path and the second path and		
operable to determine an interval between the time a data signal propagates through the first path		
under test and the second path under test.		